Skip to content

commons/ulx3s

Lattice ECP5 FPGA development board.

v0.1.0lattice-ecp54-layer · 93.98×50.8 mmCERN-OHL-S-2.0updated today
Compiling board geometry…
Layout93.98mm × 50.8mm4-layer

Geometry normalized from ulx3s.kicad_pcb. Drag to orbit, scroll to zoom, click a part to inspect it, and use the layer panel to strip the board back to bare copper.